Performance analysis and benchmarking of tunnel transistors with circuit co design for energy efficient and reliable computing architectures

Abstract

file attached

Description

Keywords

Citation

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced