Power and performance aware on chip interconnection architectures for many core systems

Thumbnail Image

Files

01_title.pdf (38.52 KB)
 02_certificate.pdf (111.72 KB)
 03_dedication.pdf (74.8 KB)
 04_acknowlegement.pdf (113.85 KB)
 05_abstract.pdf (40.23 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

File attached

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/183750

Collections

Electronics and Communication Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced