Design and implementation of low power DFT technique for system on chips SoC s

Thumbnail Image

Files

01_title.pdf (462.2 KB)
 02_certificate.pdf (189.4 KB)
 03_abstract.pdf (178.56 KB)
 04_declaration.pdf (270.7 KB)
 05_acknowledgement.pdf (181.14 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

newline

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/301611

Collections

Department of Electronics and Communication Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced