Skip to main content
Home
About Us
All of Shodhganga
Statistics
English
हिन्दी (Hindi)
తెలుగు (Telugu)
தமிழ் (Tamil)
ಕನ್ನಡ (Kannada)
മലയാളം (Malayalam)
मराठी (Marathi)
ગુજરાતી (Gujarati)
ਪੰਜਾਬੀ (Punjabi)
বাংলা (Bengali)
ଓଡ଼ିଆ (Odia)
অসমীয়া (Assamese)
नेपाली (Nepali)
कोंकणी (Konkani)
মৈতৈলোন (Meitei / Manipuri)
Mizo (Lushai)
Log In
Administrator
University Coordinator
Home
Sri Venkateswara University
Department of Electronics & Communication Engineering
Design Simulation and Synthesis Of Combinational and Sequential Logic Systems Using Reversible Logic
Design Simulation and Synthesis Of Combinational and Sequential Logic Systems Using Reversible Logic
Loading...
Files
01_title.pdf
(499.06 KB)
02_certificate.pdf
(328.22 KB)
03_declaration.pdf
(274.66 KB)
04_acknowledgement.pdf
(12.71 KB)
05_table of contents.pdf
(287.61 KB)
Show more
Date
item.page.authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
newline
Description
Keywords
Citation
URI
http://hdl.handle.net/10603/284466
Collections
Department of Electronics & Communication Engineering
item.page.endorsement
item.page.review
item.page.supplemented
item.page.referenced
Full item page