Hardware architectures for accelerating convolution operations in convolutional neural network

Thumbnail Image

Files

01_title.pdf (58.17 KB)
 02_prelim pages.pdf (2.15 MB)
 03_abstract.pdf (87.19 KB)
 04_content.pdf (111.75 KB)
 05_chapter 1.pdf (3.88 MB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

newline

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/428526

Collections

Electronics and Communication Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced