A CMOS implementation of All Digital Phase locked loop

Thumbnail Image

Files

01_title.pdf (53.14 KB)
 02_ declaration,certificate.pdf (120.14 KB)
 03_abstract.pdf (72.5 KB)
 04_acknowledgements.pdf (87.52 KB)
 05_table of contents.pdf (86.58 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

newline

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/350254

Collections

School of Electronic Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced