Low power design using reversible coding in stacked binary counters and ternary content addressable memory

Abstract

newline

Description

Keywords

Citation

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced