Design and Implementation of Modified High Performance Pipelined Parallel Prefix Brent Kung Adder for Efficient Digital Design Architectures

Thumbnail Image

Files

10_chapter-7.pdf (119.19 KB)
 11_references.pdf (650.96 KB)
 1_title.pdf (91.97 KB)
 2_certificate.pdf (200.74 KB)
 3_preliminary pages.pdf (198.61 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/339639

Collections

Department of Electronics and Communication Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced