low power design for combinational and sequential multi valued logics using carbon nano tube transistors

Thumbnail Image

Files

12.chapter 5.pdf (619.8 KB)
 14.chapter 7.pdf (182.21 KB)
 2. declaration.pdf (152.91 KB)
 3. certificate.pdf (205.04 KB)
 4. acknowledgement.pdf (150.07 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

newline

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/435501

Collections

Department of Electronics & Communication Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced