Machine learning assisted methodology for online testing of processor pipeline

dc.contributor.guideRanjani parthasarathi
dc.coverage.spatialMachine learning assisted methodology for online testing of processor pipeline
dc.creator.researcherPadma, J
dc.date.accessioned2022-10-25T05:18:42Z
dc.date.available2022-10-25T05:18:42Z
dc.date.awarded2022
dc.date.completed2022
dc.date.registered
dc.description.abstractDesign bug detection is an important research area for processor manufacturers. Processor verification happens in three different stages during its development cycle, namely, pre-silicon verification, post-silicon validation and online testing (runtime verification). In spite of the rigorous verification carried out by the industry in both pre-silicon and post-silicon stages, some of the bugs still escape and enter into the manufactured products. Examples of well-known design bugs in real-word processors include Pentium FDIV bug, TLB bug, TSX bug, Skylake bug, Spectre and Meltdown bugs. Based on the severity of the bug, these design bugs have a huge impact both from manufacturer and user point of view. Hence, there is a need to detect these escaped design bugs in real-world processors which is possible through online testing. The focus of this research is to detect the functional bugs in a processor s pipeline, branch prediction and arithmetic units through online testing. The challenges of online testing are limited observability and controllability of a chip. In this research, we address these challenges by tracking the overall behaviour of a processor from a high-level perspective by leveraging the Performance Monitoring Counters (PMCs) available on processors to monitor the processor s microarchitectural events when an application is executed. We establish the correlation between the PMC events and the occurrence of bugs. Based on this correlation, we learn the bug signature in terms of PMC events and use machine learning algorithms to build models that predict the occurrence of bugs in the pipeline and branch prediction units of a processor. The major contribution of this research is the proposal of a generic methodology for online detection of functional bugs in a processor using machine learning. In this direction, our contributions are detection of pipeline unit and branch prediction unit bugs for x86 processor, and detection of scalar iv unit pipeline bugs for AMD Southern Islands processor newline newline newline
dc.description.note
dc.format.accompanyingmaterialNone
dc.format.dimensionsxxiii, 210p
dc.format.extentp.196-209
dc.identifier.urihttp://hdl.handle.net/10603/414326
dc.languageEnglish
dc.publisher.institutionFaculty of Information and Communication Engineering
dc.publisher.placeChennai
dc.publisher.universityAnna University
dc.relationp.196-209
dc.rightsuniversity
dc.source.universityUniversity
dc.subject.keywordEngineering and Technology
dc.subject.keywordComputer Science
dc.subject.keywordComputer Science Information Systems
dc.subject.keywordprocessor pipeline
dc.subject.keywordDesign bug detection
dc.subject.keywordMachine learning
dc.titleMachine learning assisted methodology for online testing of processor pipeline
dc.title.alternative
dc.type.degreePh.D.

Files

Original bundle

Now showing 1 - 5 of 12
Loading...
Thumbnail Image
Name:
01_title.pdf
Size:
29.22 KB
Format:
Adobe Portable Document Format
Description:
Attached File
Loading...
Thumbnail Image
Name:
02_prelim pages.pdf
Size:
1.62 MB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
03_contents.pdf
Size:
634.42 KB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
04_abstracts.pdf
Size:
187.06 KB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
05_chapter 1.pdf
Size:
577.97 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.79 KB
Format:
Plain Text
Description: