Tunnel FET Based Topologies for Low Power Digital and Analog Circuits
| dc.contributor.guide | Pattanaik, Manisha | |
| dc.coverage.spatial | ||
| dc.creator.researcher | Jha, Kamal Kishor | |
| dc.date.accessioned | 2023-11-10T09:10:56Z | |
| dc.date.available | 2023-11-10T09:10:56Z | |
| dc.date.awarded | 2015 | |
| dc.date.completed | 2015 | |
| dc.date.registered | 2011 | |
| dc.description.abstract | Attached | |
| dc.description.note | ||
| dc.format.accompanyingmaterial | None | |
| dc.format.dimensions | 27.5X21.2 | |
| dc.format.extent | xix,127p. | |
| dc.identifier.uri | http://hdl.handle.net/10603/524769 | |
| dc.language | English | |
| dc.publisher.institution | Department of Electrical and Electronics Engineering | |
| dc.publisher.place | Gwalior | |
| dc.publisher.university | Atal Bihari Vajpayee Indian Institute of Information Technology and Management | |
| dc.relation | ||
| dc.rights | university | |
| dc.source.university | University | |
| dc.subject.keyword | Engineering | |
| dc.subject.keyword | Engineering and Technology | |
| dc.subject.keyword | Engineering Electrical and Electronic | |
| dc.title | Tunnel FET Based Topologies for Low Power Digital and Analog Circuits | |
| dc.title.alternative | ||
| dc.type.degree | Ph.D. |
Files
Original bundle
1 - 5 of 12
Loading...
- Name:
- 01_title.pdf
- Size:
- 97.6 KB
- Format:
- Adobe Portable Document Format
- Description:
- Attached File
Loading...
- Name:
- 02_prelim pages.pdf
- Size:
- 287.35 KB
- Format:
- Adobe Portable Document Format
License bundle
1 - 1 of 1