Design and Development of Jitter Measurement Circuit for High Speed SerDes System using 65 nm CMOS Process

Files

01_title.pdf (93.71 KB)

04_abstract.pdf (254.18 KB)

80_recommendation.pdf (983.96 KB)

Abstract

newline

URI

http://hdl.handle.net/10603/496246

Collections

Electronics and Electrical Communication Engg