Analysis and diagnosis of stuck at and bridging faults in reed muller canonical exclusive or sum of product circuits

Abstract

Testability aspects have been included in modern designs as an newlineessential component of the design specifications. Consideration in the early newlinedesigns were technology and mathematical tractability oriented only in newlinespecifying devices and structure. Modern approaches or solutions will have newlineto additionally consider the testability of the devices and/or the network newlinestructure, since the test set i.e. the set of test input patterns depend on the newlinenetwork topology and the devices used. With recent improvements in layout newlinetechnology and increased use of field programmable gate arrays, where the newlineXOR gate is manufactured as a basic cell component, logic circuits based on newlineAND-XOR realizations have gained interest. The AND-XOR realizations are newlinevery efficient for large classes of circuits. In several applications, the ANDXOR newlinerealizations may occupy less chip area than that of the traditional ANDOR newlinesynthesis. The XOR-based circuits have good testability properties and newlineare thus well-suited for the design for testability. The literature survey shows that research is being carried out for newlineabout four decades in the field of fault detection in digital circuits, especially newlinewith the network structure of Reed-Muller Canonical (RMC) forms. Test newlinevectors for determining various types of faults such as the basic single stuckat, newlinemultiple stuck-at and bridging faults had been tried out with modifications newlineof the basic Exclusive-OR Sum of Products (ESOP) networks. The cardinality newlineof the test vectors proposed by many authors become prohibitively excessive newlinefor large number of input variables. newline